Skip to content

Travel Bug Dog Tag Botis Celeron

Trackable Options
Found this item? Log in.
Printable information sheet to attach to Botis Celeron Print Info Sheet
Owner:
botihunter Send Message to Owner Message this owner
Released:
Saturday, 17 November 2018
Origin:
Nordrhein-Westfalen, Germany
Recently Spotted:
Unknown Location

This is not collectible.

Use TB7YGGJ to reference this item.

First time logging a Trackable? Click here.

Current Goal

I like travel to the US and visit Mendocino and Silicon Valley.

About This Item

Celeron Mendocino

The Mendocino Celeron, launched August 24, 1998, was the first retail CPU to use on-die L2 cache. Whereas Covington had no secondary cache at all, Mendocino included 128 KB of L2 cache running at full clock rate. The first Mendocino-core Celeron was clocked at a then-modest 300 MHz but offered almost twice the performance of the old cacheless Covington Celeron at the same clock rate. To distinguish it from the older Covington 300 MHz, Intel called the Mendocino core Celeron 300A.[7] Although the other Mendocino Celerons (the 333 MHz part, for example) did not have an A appended, some people call all Mendocino processors Celeron-A regardless of clock rate.

The new Mendocino-core Celeron was a good performer from the outset. Indeed, most industry analysts regarded the first Mendocino-based Celerons as too successful—performance was sufficiently high to not only compete strongly with rival parts, but also to attract buyers away from Intel's high-profit flagship, the Pentium II. Overclockers soon discovered that, given a high-end motherboard, many Celeron 300A CPUs could run reliably at 450 MHz. This was achieved by simply increasing the front-side bus (FSB) clock rate from the stock 66 MHz to the 100 MHz clock of the Pentium II, helped by several facts: the 440BX chipset with nominal support for 100 MHz and correspondent memory had already been on the market, and the internal L2 cache was more tolerant to overclocking than external cache chips, which already had to run at half-CPU speed by design. At this frequency, the budget Mendocino Celeron rivaled the fastest x86 processors available.[7] Some motherboards were designed to prevent this modification, by restricting the Celeron's front side bus to 66 MHz. However, overclockers soon found that putting tape over pin B21 of the Celeron's interface slot circumvented this, allowing a 100 MHz bus.

At the time on-die cache was difficult to manufacture; especially L2 as more of it is needed to attain an adequate level of performance. A benefit of on-die cache is that it operates at the same clock rate as the CPU. All other Intel CPUs at that time used motherboard mounted or slot mounted secondary L2 cache, which was very easy to manufacture, cheap, and simple to enlarge to any desired size (typical cache sizes were 512 KB or 1 MB), but they carried the performance penalty of slower cache performance, typically running at FSB frequency of 60 to 100 MHz. The Pentium II's 512 KB of L2 cache was implemented with a pair of relatively high-performance L2 cache chips mounted on a special-purpose board alongside the processor itself, running at half the processor's clock rate and communicating with the CPU through a special back-side bus. This method of cache placement was expensive and imposed practical cache-size limits, but allowed the Pentium II to be clocked higher and avoided front side bus RAM/L2 cache contention typical with motherboard-placed L2 cache configurations.[9]

Over time, newer Mendocino processors were released at 333, 366, 400, 433, 466, 500, and 533 MHz. The Mendocino Celeron CPU came only designed for a 66 MHz front-side bus, but this would not be a serious performance bottleneck until clock rates reached higher levels.

The Mendocino Celerons also introduced new packaging. When the Mendocinos debuted they came in both a Slot 1 SEPP and Socket 370 PPGA package. The Slot 1 form had been designed to accommodate the off-chip cache of the Pentium II and had mounting problems with motherboards. Because all Celerons are a single-chip design, however, there was no reason to retain the slot packaging for L2 cache storage, and Intel discontinued the Slot 1 variant: beginning with the 466 MHz part, only the PPGA Socket 370 form was offered. (Third-party manufacturers made motherboard slot-to-socket adapters (nicknamed Slotkets) available for a few dollars, which allowed, for example, a Celeron 500 to be fitted to a Slot 1 motherboard.) One interesting note about the PPGA Socket 370 Mendocinos is they supported symmetric multiprocessing (SMP), and there was at least one motherboard released (the ABIT BP6) which took advantage of this fact.

The Mendocino also came in a mobile variant, with clock rates of 266, 300, 333, 366, 400, 433 and 466 MHz.

In Intel's "Family/Model/Stepping" scheme, Mendocino CPUs are family 6, model 6 and their Intel product code is 80524. These identifiers are shared with the related Dixon Mobile Pentium II variant.

 

Gallery Images related to Botis Celeron

View All 4 Gallery Images

Tracking History (72839.5mi) View Map

Dropped Off 09/03/2020 Papy-cacheur placed it in #3 Petite balade à Chouzy Centre-Val-de-Loire, France - 117.36 miles  Visit Log
Visited 09/03/2020 Papy-cacheur took it to #8 Petite balade à Chouzy Centre-Val-de-Loire, France - 146.06 miles  Visit Log
Visited 08/15/2020 Papy-cacheur took it to Lac de Rouffiac - Osez mettre votre main dans la Nouvelle-Aquitaine, France - 153.41 miles  Visit Log
Visited 08/02/2020 Papy-cacheur took it to Chambord: la Croix du Rond Prince Louis Centre-Val-de-Loire, France - 17.96 miles  Visit Log
Visited 07/28/2020 Papy-cacheur took it to 3# Chemin des Elus - Sur les bords de l'Ardoux (2) Centre-Val-de-Loire, France - 157.05 miles  Visit Log
Visited 07/18/2020 Papy-cacheur took it to Le village de Courbefy Nouvelle-Aquitaine, France - 15.63 miles  Visit Log
Retrieve It from a Cache 07/07/2020 Papy-cacheur retrieved it from BdP#2 Face aux noyers Nouvelle-Aquitaine, France   Visit Log

En route pour la région Centre et la Vallée de la Loire et ces Châteaux.

  • Chambord
Dropped Off 05/26/2020 Chtigones placed it in BdP#2 Face aux noyers Nouvelle-Aquitaine, France - 30.88 miles  Visit Log
Visited 05/26/2020 Chtigones took it to BdP#1 L'étang des pompiers Nouvelle-Aquitaine, France - 33.84 miles  Visit Log
Visited 05/24/2020 Chtigones took it to aVERTissement : pour les tortues, c'est interdit ! Nouvelle-Aquitaine, France - 2.33 miles  Visit Log
data on this page is cached for 3 mins